

METHOD AND APPARATUS FOR ADMISSION CONTROL IN PACKET SWITCH

BACKGROUND

The present invention relates generally to the switching of data packets, and more particularly to efficiently controlling the admission of packets into packet switches.

In a packet data network, e.g., the Internet, packet switches and/or routers are used to direct ATM, Ethernet, and Internet Protocol (IP) data packets based on embedded information. The embedded information may be a packet address that is a part of the format of the packet itself. A packet switch is a multi-port device that forwards inbound packets to a particular port only if that port provides a connection to the next destination of the packet. Packet switching prevents a port or segment of the network from receiving packets that are not addressed to any host or terminal connected to that particular port. In packet switching, packets are generally not transmitted to all ports of the switch, but only to those which lead to hosts involved in the relevant communications session. An IP router performs these functions for IP packets, which correspond to layer 3 in the in the OSI reference model. For the purposes of the present invention, the term "switch" is used to identify with both a packet switch and an IP router.

In existing systems, packets may be prioritized so that packets requiring real-time delivery may be assigned a relatively higher priority so that they are processed before lower priority packets that do not need real-time delivery.

Packets may also have assigned schedules to guaranteed delay and bandwidth traffic, as discussed in published U.S. Application No. 2001/0036181 A1.

FIG. 1 illustrates a switch 100 between a first host terminal 110 and a second host terminal 120. Each of the host terminals 110 and 120 are operable to transmit and/or receive packets and are connected to one of a plurality of ports

of the switch. In general, the host terminal 110 transmits a packet over a communication link 115 to a port of the switch. The switch 100 may be embodied using interfaces to a wide variety of communication channels or links, including, but not limited to, 10 megabit/second, 100 megabit/second and gigabit, and 10 gigabit Ethernet networks. The switch 100 may also employ interfaces to what are conventionally referred to as "OC", "DS", "T", "E" and other fiber-based or wireless-based links or channels associated with the SONET (Synchronous Optical Network) and SDH (Synchronous Digital Hierarchy) communications standards, and suitable for transmitting Internet or Ethernet packets.

Accordingly, the disclosed system does not require interfaces to any particular type of communications link. For purposes of illustration, reference is made herein to an embodiment using standard Ethernet interfaces, although a switch made in accordance with the disclosed system may include interfaces of other kinds.

After reception at the switch 100, the packet is carried into a transmit/receive logic (TR) 140 associated with the ingress port. TR 140 operates to extract the packet's destination address and to place the packet's contents into a packet queue 145. The TR 140 sends a query to a switch control CPU 160, which contains the packet destination address. The CPU 160 takes the packet destination address, which consists of both an Ethernet MAC (Media Access Controller) address and an IP address, and uses the packet destination address to determine an egress (destination) port number indicating which port the packet should be transmitted to. The CPU 160 typically determines the egress port number by checking a network look-up table 170, which is continually updated.

Once the CPU 160 has identified the correct egress port number, the CPU 160 checks an internal memory table to determine if the egress port TR 150 is in use. The egress port TR 150 may be busy receiving a packet from another source. If the egress port TR 150 is in use, then the CPU 160 may store the

request in a queue and waits for the next request. If the egress port TR 150 is not in use, then the CPU 160 instructs a switch fabric (SF) 130 to set up a connection between the ingress TR 140 and the egress TR 150. As soon as this connection is complete, the CPU 160 sends a message to the ingress TR 140.

5 This message instructs TR 140 to send the packet to the SF 130, which routes the packet to the egress TR 150. The TR 50 will immediately begin transmission of the packet to the host terminal 120 or store the packet in an associated packet queue 155 for later transmission.

The functionality provided in the switch 100 of FIG. 1 may also be realized
10 in whole or in part using software or firmware executing on one or more high-speed processors. FIG. 2 illustrates a switch having a number of high-speed processors, which are optimized to operate on Ethernet and/or Internet Protocol packets, called "network processors" (NP). These NPs 240, 250 direct the flow of packets through the switch. Packets typically enter and leave the NP 240, 250
15 via integrated high-speed interfaces. These interfaces can be configured as Ethernet or SONET or T-Carrier interfaces by means of a one or more programmable RISC (Reduced Instruction Set) interface engines. An internal Control CPU sets the operating configurations of the RISC engines. The internal Control CPU loads micro-code into the RISC Engine upon start-up of the NP
20 240, 250.

Each NP 240, 250 can have multiple ports, for both transmit and for receive. The NPs 240, 250 operate to extract the packet's destination address to query to a switch routing CPU 260, which contains the packet address of the destination. The routing CPU 260 takes the packet address, which consists of
25 both an Ethernet MAC (Media Access Controller) address and an IP address, and uses the packet address to determine an egress NP and port number indicating which port the packet should be transmitted to. The routing CPU 260 typically determines the egress port number by checking an internal look-up table, which is continually updated. Packets are transferred from an ingress NP

240 to an egress (destination) NP 250 using the address and associated port of the egress NP 250 via the SF 230. A typical switch may have many ports on many NPs 240, 250.

The internal control CPU in each NP 240, 250 controls the operation of the components of the NP 240, 250, in accordance with the micro-code. It also communicates with a respective external control CPU 245, 255, which works in conjunction with the routing CPU 260 to route packets through the switch fabric 230.

Multiple network processors 240, 250, etc., are used in conjunction with one or more switch fabrics 230 to move packets in and out of the switch 200. The switch operation is controlled via the routing CPU 260, which communicates with other packet switches in order to learn the topology of the network of switches. The routing CPU 260 provides routing information to the NPs 240, 250, etc., so that they can send the incoming packets to the proper output port.

In a shared memory type packet switch, the switch fabric comprises in whole or in part a common memory for buffering packets destined for an output port. The common memory may also be divided into Threshold Groups (TG), which prevent any one port and/or stream from consuming all of the fabric memory. Typically, one TG would be used for each class of service. In effect, the TGs are logically separate pieces of fabric memory, which are statically committed to a particular class of service at boot time.

Use of a shared pool of memory provides an efficient use of the memory and creates an opportunity for more effective and sophisticated congestion management in the switch. Prior art switches generally measured congestion only crudely, either measuring congestion on just a physical device basis, such as discarding buffered packets when shared buffers are full, or according to just one or a few parameters of the switch, such as the priority of the packets. Determining whether or not to admit a packet into the switch fabric is known as admission control.

Admission control is an important characteristic that affects overall performance of the network served. It is desirable for a switch to make intelligent decisions about which packets should be dropped due to congestion. These decisions are typically made by a control CPU using instructions implemented in microcode. For example the control CPU 245, 255 of FIG. 2 can include microcode instructions for performing admission control for the respective ingress port(s) using information relating to the state of congestion in the switch and other important factors, e.g., priority of packets.

An admission control algorithm may be employed that considers multiple inputs parameters to intelligently decide which packets should be injected into the switch fabric and which should be discarded, thereby providing dynamic ingress throttling of traffic in the network. Intelligent admission control decisions are made, for example, based on priority, global fabric utilization, and ingress port usage.

A priority based admission decision involves classifying each packet according to a priority, such as class of service. For example, voice packets are generally given a higher priority class of service than data packets. Each port has multiple Priority-based Fabric Fullness Thresholds (PFFT) at which point no more packets for a given priority will be admitted. For each packet, the microcode compares an admitted register value that stores the number of admitted packets for the given port and priority to the respective PFFT. If the admitted register value is greater than the PFFT, then the packet is discarded. The PFFT does not necessarily have to be on a per port basis. For some applications a PFFT per priority only is acceptable.

A global fabric utilization admission decision involves ensuring that the global fabric utilization is not too high. Once a packet has passed the test for priority-based admission, the microcode performs a simple comparison between a Global Packet Count Register (GPCNT) that stores the number of packets, or cells, admitted into the fabric, and a Global Fabric Utilization

Threshold (GFUT). If the fabric has less than GFUT packet buffers free (e.g., 2000), then the microcode must continue to the next decision to ensure that no one ingress port is dominating the fabric. If the fabric is only lightly utilized (e.g., there are more than GFUT packets free), then the microcode immediately jumps out of the admission control logic and injects the packet into the fabric.

An ingress port usage rejection decision is performed when a packet has passed the test for priority-based admission, but the fabric is heavily utilized. The decision is necessary to ensure that a given ingress port is not dominating the fabric usage. This is accomplished by comparing each respective port's ingress fabric buffer usage count (IFBUC). If the IFBUC value is greater than an Ingress Port Rejection Threshold (IPRT), then the microcode must discard the packet. This will ensure that a given ingress port can make maximum usage of the fabric, up to a point, at which time the ingress port is "slowed down" to ensure that other ports may also inject packets into the fabric.

While admission control is an important function for controlling congestion, it is also desirable to maximize the throughput of the switch. To this end, the admission control procedures performed on incoming packets should be performed as quickly and efficiently as possible. However, the more intelligent the admission control procedures are, the greater the number of steps and decisions, i.e., lines of microcode, that must be employed. This tradeoff has generally led to sacrificing admission control intelligence for increased throughput.

Accordingly, there is a need to provide intelligent admission control while minimizing the reduction in the throughput of a switch.

SUMMARY

The present invention addresses these and other concerns. The admission control procedure is streamlined to process incoming packets as quickly and efficiently as possible.

As can be appreciated from the prior art, multiple conditions must be satisfied to determine whether or not to admit (or discard) a packet when using intelligent admission control. These conditions are typically tested by extensive microcode implementing multiple conditional branches. However, each
5 conditional branch adds to the processing time of each packet, thereby reducing throughput.

According to the present invention, intelligent admission control is achieved while minimizing the reduction in throughput. A Unified Admission Control Algorithm (UAC) is employed that minimizes the number of conditional
10 branches in the microcode. A large multidimensional array of limit values is stored in a memory of the switch and indexed to allow the microcode to quickly determine whether or not to admit each packet into the fabric. The memory storing the array is preferably located on each network processor.

The entries in the memory array are limit values and are accessed
15 according to a index for each packet. As each packet is received, an index is created and an associated limit value is retrieved for a one-step comparison with a corresponding status value read from a hardware register of the switch to determine whether or not to admit the packet. Using this technique the number of conditional branches implemented in the microcode is greatly reduced and the
20 packets are processed faster, which results in an increased throughput in the switch. By carefully arranging and indexing the limit values into the array, very specific drop profiles can be achieved.

An optional second comparison can be made before discarding a packet. This second comparison is based on a corresponding probability value stored in
25 the array with each limit value. A random number is compared to each probability value to determine whether to admit the associated packet.

According to one aspect, a method for selectively discarding packets at a packet switch arranged to handle packet traffic in a network includes building an index for an arriving packet, accessing a location in a memory array according to

the index to read at least a limit value from the location, comparing the limit value with a status value of the switch, and determining whether to discard the packet according to the limit value comparison. The packet may then be discarded according to the limit value comparison.

5 In lieu of discarding the packet according to the limit value comparison, a second comparison may be made. A probability value may optionally be read from the location in the memory array and, if it is determined that the packet should be discarded according to the limit value comparison, then the probability value is compared with a random value and the packet is discarded according to the probability value comparison.

10 In another aspect, an admission control apparatus for selectively discarding packets at a packet switch arranged to handle packet traffic in a network, the packet switch including a plurality of ingress ports, a switch fabric, and a plurality of egress ports, includes processing means that process an incoming packet and build an index for the packet, memory means that store an array, the array having a plurality of locations, each location storing at least a limit value, a respective location being accessed according to the index to read at least the limit value from the location and comparing means that compare the limit value with a status value of the switch and determine whether to discard the packet according to the limit value comparison. The packet may then be discarded by a packet discard means according to the limit value comparison.

15 In lieu of discarding the packet according to the limit value comparison, a second comparison may be made. A probability value may optionally be stored in the memory means and read from the location in the memory means. The comparing means then compares the probability value with a random value when it is determined from the limit value comparison that the packet should be discarded. A packet discard means discards the packet according to the probability value comparison.

In yet another aspect, an admission control apparatus for selectively discarding packets at a packet switch arranged to handle packet traffic in a network, the packet switch including a plurality of ingress ports, a switch fabric, and a plurality of egress ports, includes logic that builds an index for an arriving
5 packet, logic that accesses a location in a memory array according to the index to read at least a limit value from the location, logic that compares the limit value with a status value of the switch, and logic that determines whether to discard the packet according to the limit value comparison. The packet may then be discarded according to the limit value comparison.

10 In lieu of discarding the packet according to the limit value comparison, a second comparison may be made. The apparatus may optionally include logic that reads a probability value from the location in the memory array and logic that, when it is determined that the packet should be discarded, compares the probability value with a random value and discards the packet according to the
15 probability value comparison.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and other objects, features, and advantages of the present invention will become more apparent in light of the following detailed description
20 in conjunction with the drawings, in which:

FIG. 1 is a block diagram illustrating a conventional packet switch;

FIG. 2 is a block diagram illustrating a conventional packet switch utilizing network processors;

FIG. 3 illustrates an array for storing limit values according to the
25 invention;

FIG. 4 illustrates an index being built by gathering and concatenating bits from various input parameters known to the switch at the time the packet is processed according to the invention;

FIG. 5 is a flow chart illustrating an admission control procedure according to a first embodiment of the present invention;

FIG. 6 graphically illustrates a two-dimensional drop profile;

FIG. 7 graphically illustrates a three-dimensional drop profile;

FIG. 8 is a flow chart illustrating an admission control procedure according to a second embodiment of the present invention; and

FIG. 9 illustrates an eight-bit limit value being concatenated with an eight-bit probability value to create one sixteen-bit array element.

DETAILED DESCRIPTION

Preferred embodiments of the present invention are described below with reference to the accompanying drawings. In the following description, well-known functions and/or constructions are not described in detail to avoid obscuring the invention in unnecessary detail.

FIG. 3 illustrates a simple array for storing the limits values [limit0] to [limitN]. The limit values are stored in memory and accessed according to the index for each packet. The memory is preferably located in each respective NP of the switch for fast access by the microcode, but may be located elsewhere in the switch. The array will increase in dimension as the input parameters are increased, but the concept is the same. By creating an index for each packet, an associated limit value can be retrieved for a one-step comparison with a corresponding hardware register to determine whether or not to admit the packet. Using this technique the number conditional branches implemented in the microcode is greatly reduced. That is, when only the limit value is considered, only one comparison is made, which streamlines the admission control procedure. Consequently, the packets are processed faster, which results in increasing the throughput of the switch.

The array can be built at system boot time and loaded into the memory(s) via applets or memory writes. The array is preferably read-only from the

microcode's point of view, but may also be updated during run-time with minimal impact to the switch's performance.

When a packet is received a corresponding index is built. Referring to FIG. 4, the index is built by gathering and concatenating bits from various input parameters known to the switch at the time the packet is processed. For example, FIG. 4 illustrates a fourteen-bit index 400 built by concatenating one bit from the Ingress Port Identifier to represent the Ingress Port Type 410, two bits read from the packet's header that identify one of four possible Packet Class of Services 420, four bits of destination information read from the packet's header that identify one of sixteen Threshold Group Numbers 430, the two most significant bits of a register value representing the Global Fabric Fullness 440, and the five most significant bits of a register value representing the Ingress Port Usage 450. The index can be built quickly by simple concatenation of known bits with minimal impact to admission control processing time. It should be recognized that many other parameter/bit combinations are possible for building the index, of which FIG. 4 provides only one example.

FIG. 5 illustrates the streamlined admission control procedure. Once the index is built (step 510), the associated limit is read from the array (step 520). The index may be added to a base address of the array first, so the index and array start at the same offset in the memory, i.e., the first index points to limit value [limit0]. Each limit value in the array is a fixed number of bits, e.g., eight bits long. The limit value is then compared (step 530) with all or the most significant bits of a corresponding hardware register that maintains a particular status value of the switch. Depending on the exact behavior and requirements, the status value could, for example, be a measure of one or more of the following: the ingress port's current consumption, the destination threshold group's current consumption, and the current global fabric fullness.

For example, if the limit values used in the array in a particular implementation are based on global fabric fullness, then the limit value in the

array is compared to the most significant bits of a Global Cell Descriptor Count Register (GCDCR), which identifies the additional number of cells that the fabric can currently accommodate. In this case the GCDCR represents the status value. If, upon comparison, the GCDCR indicates that fewer than the read limit value number of cells can be added to the fabric, then the packet is discarded (step 550), otherwise the packet is admitted (step 540).

In another example, the limit values used in the array may be based on destination threshold group consumption. The limit value in the array can then be compared to the Group Cell Count Register (GCCR), which identifies the additional number of cells that the respective threshold group can currently accommodate. In this case the GCCR represents the status value. If, upon comparison, the GCCR indicates that fewer than the read limit value number of cells can be added to the threshold group, then the packet is discarded (step 550), otherwise the packet is admitted (step 540).

As can be appreciated, many other status values of the switch may be considered. The status value is preferably stored and maintained (updated) in a hardware register. The size of the status value may be greater than the size of the limit value, in which case only the most significant bits of the status value need be considered.

By carefully arranging and indexing the limit values into the array, very specific drop profiles can be achieved. For example, if the packet's class of service were taken into account when indexing the array, then the limit values would become increasingly tight in the array entries as priority decreases, all else being equal. Careful consideration must be used when choosing the limit values on which to make the drop decision. This set of values will provide a corresponding drop profile, i.e., an overall scheme for the discarding of packets. Once the array values are selected, and a corresponding drop profile is adopted, much of the repetitive decision making is done up front, allowing the admission control function to be performed much more efficiently.

FIG. 6 graphically illustrates a two-dimensional drop profile that is based on the Packet's Class of Service and the Threshold Group Fullness. As the Class of Service increases (i.e., packets are more important) the likelihood of packet discard is reduced. As the TG fills, the likelihood of any packet being
5 dropped approaches unity.

FIG. 7 graphically illustrates a three-dimensional drop profile. The drop profile is based on the Ingress Port's Fabric Usage, in addition to the Packet's Class of Service and the Threshold Group Fullness. To reduce the complexity of the graph, only two of the four Classes of Service are shown. As can be seen,
10 packets are discarded more aggressively at the lower classes of service and as the ingress port's consumption increases.

In another embodiment, the UAC is further enhanced by adding an associated probability value to each of the limit values in the array. Here, each entry in the array is no longer just a limit for discard, but rather a limit plus a
15 probability for discard. The probability values are determined and indexed into the array by considering data provided by the UAC input parameters used to build the index. For example, a Random Early Discard (RED) probability scheme can be used.

RED is a congestion control scheme that monitors the average queue size
20 for each output queue, and, using randomization, chooses which connections to notify of that congestion, e.g., which packets to discard. The randomization allows transient congestion, such as traffic bursts, to temporarily admit packets, while longer-lived congestion is reflected by an increase in the computed average queue size, and results in randomized packet discard. The probability
25 values in the array can correspond to the average queue size as established by the indexing scheme. The probability values associated with a port or connection is proportional to that connection's share of the throughput through the switch. Additional details about RED can be found in "Random Early

Detection Gateways for Congestion Avoidance," Sally Floyd and Van Jacobson, IEEE/ACM Transactions on Networking, August 1993.

Once the probability values are established, a random number is needed for comparison to the probability value to provide the randomization. A value read from a timer register of the switch is preferably used. Reading the least significant bits of the timer register provides an easily available quickly changing number that appears random for our purposes. For example, where an eight-bit probability value is used, the eight least significant bits of the timer register are read for comparison. Many other techniques can be used to further randomize the timer register number, such as multiplying or masking the number with another changing register value, such as one of the register values described above. In addition, sources other than the timer register value can be used to provide the random number for comparison.

FIG. 8 illustrates an admission control procedure using limit values and probability values according to the second embodiment. Referring to FIG. 8, after the UAC index is built (step 810) for a packet, the corresponding limit and probability values are read (step 820). This value may be stored as one value as illustrated in FIG. 9, where, for example, an eight-bit limit value is concatenated with an eight-bit probability value to create one sixteen-bit value. Once the values are read from the array, a one or two-step comparison is made. The limit value is compared (step 830) with all or the most significant bits of a corresponding hardware register that maintains a particular status value of the switch, as described above. If, upon comparison, the status value does not exceed the read limit value, then the packet is admitted (step 860). If, however, the status value exceeds the read limit value, then a second comparison is performed before discarding the packet.

For the second comparison, the microcode generates a random number (step 840), e.g., from the timer register, and compares (step 850) that value to the read probability value. If the random value is larger than the probability

value, the packet is admitted (step 860). Otherwise, the packet is discarded (step 870).

It will be appreciated that the steps of the methods illustrated above may be readily implemented either by software that is executed by a suitable
5 processor or by hardware, such as an application-specific integrated circuit (ASIC).

The various aspects of the invention have been described in connection with a number of exemplary embodiments. To facilitate an understanding of the invention, many aspects of the invention were described in terms of sequences
10 of actions that may be performed by elements of a computer system. For example, it will be recognized that in each of the embodiments, the various actions could be performed by specialized circuits (e.g., discrete logic gates interconnected to perform a specialized function), by program instructions being executed by one or more processors, or by a combination of both.

Moreover, the invention can additionally be considered to be embodied
15 entirely within any form of computer readable storage medium having stored therein an appropriate set of computer instructions that would cause a processor to carry out the techniques described herein. Thus, the various aspects of the invention may be embodied in many different forms, and all such forms are
20 contemplated to be within the scope of the invention. For each of the various aspects of the invention, any such form of embodiment may be referred to herein as "logic configured to" perform a described action, or alternatively as "logic that" performs a described action.

It should be emphasized that the terms "comprises" and "comprising",
25 when used in this specification as well as the claims, are taken to specify the presence of stated features, steps or components; but the use of these terms does not preclude the presence or addition of one or more other features, steps, components or groups thereof.

Various embodiments of Applicants' invention have been described, but it will be appreciated by those of ordinary skill in this art that these embodiments are merely illustrative and that many other embodiments are possible. The intended scope of the invention is set forth by the following claims, rather than
5 the preceding description, and all variations that fall within the scope of the claims are intended to be embraced therein.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216